

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM , CANNAREGIO , K20 , DVT1

12/12/08

Page

Contents

Sync

1

Table of Contents

K20_MLB

04/01/2008

2

System Block Diagram

M98_MLB

04/01/2008

3

Power Block Diagram

RXU_K20

07/24/2008

4

Revision History

NA

NA

5

BOM Configuration

K20_MLB

04/01/2008

6

JTAG Scan Chain

BEN_K20

07/11/2008

7

Functional / ICT Test

K20_MLB

09/24/2008

8

Power Aliases

RXU_K20

05/07/2008

9

Signal Aliases

K20_MLB

09/24/2008

10

CPU FSB

M98_MLB

04/01/2008

11

CPU Power & Ground

M98_MLB

04/01/2008

12

CPU Decoupling & VID

M98_MLB

04/01/2008

13

eXtended Debug Port(MiniXDP)

M98_MLB

04/01/2008

14

MCP CPU Interface

T18_MLB

06/06/2008

15

MCP Memory Interface

T18_MLB

06/06/2008

16

MCP Memory Misc

T18_MLB

06/06/2008

17

MCP PCIe Interfaces

T18_MLB

06/06/2008

18

MCP Ethernet & Graphics

T18_MLB

06/06/2008

19

MCP PCI & LPC

T18_MLB

06/06/2008

20

MCP SATA & USB

T18_MLB

06/06/2008

21

MCP HDA & MISC

T18_MLB

06/06/2008

22

MCP Power & Ground

T18_MLB

06/06/2008

23

MCP Standard Decoupling

M98_MLB

04/01/2008

24

MCP Graphics Support

M98_MLB

04/01/2008

25

SB Misc

M98_MLB

05/01/2008

26

FSB/DDR3/FRAMEBUF Vref Margining

BEN_K20

10/15/2008

27

DDR3 SO-DIMM Connector A

BEN_K20

06/10/2008

28

DDR3 SO-DIMM Connector B

BEN_K20

07/14/2008

29

DDR3 Support

M98_MLB

04/01/2008

30

Right Clutch Connector

M98_MLB

05/01/2008

31

ExpressCard Connector

BEN_K20

10/15/2008

32

Ethernet PHY (RTL8211CL)

SUMA_K20

07/22/2008

33

Ethernet & AirPort Support

SUMA_K20

07/15/2008

34

Ethernet Connector

SUMA_K20

07/15/2008

35

FireWire LLC/PHY (FW643)

M98_MLB

04/01/2008

36

FireWire Port Power

YMU_K20

05/28/2008

37

FireWire Ports

M98_MLB

07/14/2008

38

SATA Connectors

M98_MLB

05/01/2008

39

External USB Connectors

M98_MLB

07/14/2008

40

Front Flex Support

CHANG_K20

07/18/2008

41

SMC

T18_MLB

06/06/2008

42

SMC Support

M98_MLB

05/01/2008

43

LPC+SPI Debug Connector

CHANG_K20

06/28/2008

44

K20 SMBUS CONNECTIONS

BEN_K20

07/22/2008

45

Current & Voltage Sensing

YMU_K20

08/20/2008

Page

Contents

Sync

46

Current Sensing

YMU_K20

08/12/2008

47

Thermal Sensors

YMU_K20

05/28/2008

48

Fan Connectors

M98_MLB

04/01/2008

49

WELLSPRING 1

YMA_K20

05/19/2008

50

WELLSPRING 2

K20_MLB

09/24/2008

51

Sudden Motion Sensor (SMS)

YMU_K20

06/17/2008

52

SPI ROM

M98_MLB

05/01/2008

53

AUDIO:CODEC

AUDIO_K20

09/29/2008

54

AUDIO: LINE IN

AUDIO_K20

09/29/2008

55

AUDIO: HEADPHONE AMP

AUDIO_K20

09/29/2008

56

AUDIO:SPEAKER AMP

AUDIO_K20

09/29/2008

57

AUDIO: JACKS

AUDIO_K20

09/29/2008

58

AUDIO: JACK TRANSLATORS

AUDIO_K20

09/29/2008

59

DC-In & Battery Connectors

RXU_K20

05/21/2008

60

PBus Supply & Battery Charger

RXU_K20

05/21/2008

61

IMVP6 CPU VCore Regulator

RXU_K20

06/21/2008

62

5V / 3.3V Power Supply

RXU_K20

05/21/2008

63

1.5V DDR3 Supply

RXU_K20

05/21/2008

64

5V_S0 / MCP CORE REGULATOR

RXU_K20

05/21/2008

65

CPU VTT Power Supply

RXU_K20

05/21/2008

66

Misc Power Supplies

RXU_K20

05/21/2008

67

Power Control

YMA_K20

09/09/2008

68

Power FETs

YMA_K20

05/19/2008

69

NV G96 PCI-E

M98_MLB

04/01/2008

70

NV G96 CORE/FB POWER

M98_MLB

04/01/2008

71

NV G96 FRAME BUFFER I/F

K20_MLB

09/24/2008

72

GDDR3 Frame Buffer A (Bottom)

M98_MLB

04/01/2008

73

GDDR3 Frame Buffer B (Bottom)

M98_MLB

04/01/2008

74

NV G96 GPIO/MIO/MISC

K20_MLB

09/24/2008

75

G96 GPIOs & Straps

M98_MLB

05/12/2008

76

NV G96 Video Interfaces

K20_MLB

09/24/2008

77

GPU (G96) CORE SUPPLY

RXU_K20

05/21/2008

78

LVDS Display Connector

M98_MLB

07/14/2008

79

GDDR3 Frame Buffer A (Top)

M99_MLB

04/04/2008

80

GDDR3 Frame Buffer B (Top)

M98_MLB

11/01/2007

81

Muxed Graphics Support

M98_MLB

05/01/2008

82

DisplayPort Connector

K20_MLB

09/24/2008

83

1.1V / 1V8 FB Power Supply

RXU_K20

05/21/2008

84

Graphics MUX (GMUX)

T18_MXMXMUX

02/13/2008

85

LCD BACKLIGHT DRIVER

KIRAN_K20

12/03/2008

86

LCD Backlight Support

YLEE_K20

07/18/2008

87

Misc Power Supplies

RXU_K20

05/07/2008

88

CPU/FSB Constraints

M98_MLB

04/01/2008

89

Memory Constraints

M98_MLB

04/01/2008

90

MCP Constraints 1

M98_MLB

04/01/2008

Page

Contents

Sync

91

MCP Constraints 2

M98_MLB

04/01/2008

92

Ethernet Constraints

M98_MLB

04/01/2008

93

FireWire Constraints

M98_MLB

04/01/2008

94

SMC Constraints

M98_MLB

04/01/2008

95

GPU (G96) Constraints

M98_MLB

05/01/2008

96

Project Specific Constraints

M98_MLB

04/01/2008

97

PCB Rule Definitions

M98_MLB

04/01/2008

98

PROJECT SPECIFIC CONNS

N/A

N/A

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

31

657084

ENGINEERING RELEASED

DATE

DATE

12/12/08

?

Page

Contents

Sync

46

Current Sensing

YMU_K20

08/12/2008

47

Thermal Sensors

YMU_K20

05/28/2008

48

Fan Connectors

M98_MLB

04/01/2008

49

WELLSPRING 1

YMA_K20

05/19/2008

50

WELLSPRING 2

K20_MLB

09/24/2008

51

Sudden Motion Sensor (SMS)

YMU_K20

06/17/2008

52

SPI ROM

M98_MLB

05/01/2008

53

AUDIO:CODEC

AUDIO_K20

09/29/2008

54

AUDIO: LINE IN

AUDIO_K20

09/29/2008

55

AUDIO: HEADPHONE AMP

AUDIO_K20

09/29/2008

56

AUDIO:SPEAKER AMP

AUDIO_K20

09/29/2008

57

AUDIO: JACKS

AUDIO_K20

09/29/2008

58

AUDIO: JACK TRANSLATORS

AUDIO_K20

09/29/2008

59

DC-In & Battery Connectors

RXU_K20

05/21/2008

60

PBus Supply & Battery Charger

RXU_K20

05/21/2008

61

IMVP6 CPU VCore Regulator

RXU_K20

06/21/2008

62

5V / 3.3V Power Supply

RXU_K20

05/21/2008

63

1.5V DDR3 Supply

RXU_K20

05/21/2008

64

5V_S0 / MCP CORE REGULATOR

RXU_K20

05/21/2008

65

CPU VTT Power Supply

RXU_K20

05/21/2008

66

Misc Power Supplies

RXU_K20

05/21/2008

67

Power Control

YMA_K20

09/09/2008

68

Power FETs

YMA_K20

05/19/2008

69

NV G96 PCI-E

M98_MLB

04/01/2008

70

NV G96 CORE/FB POWER

M98_MLB

04/01/2008

71

NV G96 FRAME BUFFER I/F

K20_MLB

09/24/2008

72

GDDR3 Frame Buffer A (Bottom)

M98_MLB

04/01/2008

73

GDDR3 Frame Buffer B (Bottom)

M98_MLB

04/01/2008

74

NV G96 GPIO/MIO/MISC

K20_MLB

09/24/2008

75

G96 GPIOs & Straps

M98_MLB

05/12/2008

76

NV G96 Video Interfaces

K20_MLB

09/24/2008

77

GPU (G96) CORE SUPPLY

RXU_K20

05/21/2008

78

LVDS Display Connector

M98_MLB

07/14/2008

79

GDDR3 Frame Buffer A (Top)

M99_MLB

04/04/2008

80

GDDR3 Frame Buffer B (Top)

M98_MLB

11/01/2007

81

Muxed Graphics Support

M98_MLB

05/01/2008

82

DisplayPort Connector

K20_MLB

09/24/2008

83

1.1V / 1V8 FB Power Supply

RXU_K20

05/21/2008

84

Graphics MUX (GMUX)

T18_MXMXMUX

02/13/2008

85

LCD BACKLIGHT DRIVER

KIRAN_K20

12/03/2008

86

LCD Backlight Support

YLEE_K20

07/18/2008

87

Misc Power Supplies

RXU_K20

05/07/2008

88

CPU/FSB Constraints

M98_MLB

04/01/2008

89

Memory Constraints

M98_MLB

04/01/2008

90

MCP Constraints 1

M98_MLB

04/01/2008

Page

Contents

Sync

91

MCP Constraints 2

M98_MLB

04/01/2008

92

Ethernet Constraints

M98_MLB

04/01/2008

93

FireWire Constraints

M98_MLB

04/01/2008

94

SMC Constraints

M98_MLB

04/01/2008

95

GPU (G96) Constraints

M98_MLB

05/01/2008

96

Project Specific Constraints

M98_MLB

04/01/2008

97

PCB Rule Definitions

M98_MLB

04/01/2008

98

PROJECT SPECIFIC CONNS

N/A

N/A

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM , CANNAREGIO , K20 , DVT1

12/12/08

Page

Contents

Sync

46

Current Sensing

YMU_K20

08/12/2008

47

Thermal Sensors

YMU_K20

05/28/2008

48

Fan Connectors

M98_MLB

04/01/2008

49

WELLSPRING 1

YMA_K20

05/19/2008

50

WELLSPRING 2

K20_MLB

09/24/2008

51

Sudden Motion Sensor (SMS)

YMU_K20

06/17/2008

52

SPI ROM

M98_MLB

05/01/2008

53

AUDIO:CODEC

AUDIO_K20

09/29/2008

54

AUDIO: LINE IN

AUDIO_K20

09/29/2008

55

AUDIO: HEADPHONE AMP

AUDIO_K20

09/29/2008

56

AUDIO:SPEAKER AMP

AUDIO_K20

09/29/2008

57

AUDIO: JACKS

AUDIO_K20

09/29/2008

58

AUDIO: JACK TRANSLATORS

AUDIO_K20

09/29/2008

59

DC-In & Battery Connectors

RXU_K20

05/21/2008

60

PBus Supply & Battery Charger

RXU_K20

05/21/2008

61

IMVP6 CPU VCore Regulator

RXU_K20

06/21/2008

62

5V / 3.3V Power Supply

RXU_K20

05/21/2008

63

1.5V DDR3 Supply

RXU_K20

05/21/2008

64

5V_S0 / MCP CORE REGULATOR

RXU_K20

05/21/2008

65

CPU VTT Power Supply

RXU_K20

05/21/2008

66

Misc Power Supplies

RXU_K20

05/21/2008

67

Power Control

YMA_K20

09/09/2008

68

Power FETs

YMA_K20

05/19/2008

69

NV G96 PCI-E

M98_MLB

04/01/2008

70

NV G96 CORE/FB POWER

M98_MLB

04/01/2008

71

NV G96 FRAME BUFFER I/F

K20_MLB

09/24/2008

72

GDDR3 Frame Buffer A (Bottom)

M98_MLB

04/01/2008

73

GDDR3 Frame Buffer B (Bottom)

M98_MLB

04/01/2008

74

NV G96 GPIO/MIO/MISC

K20_MLB

09/24/2008

75

G96 GPIOs & Straps

M98_MLB

05/12/2008

76

NV G96 Video Interfaces

K20_MLB

09/24/2008

77

GPU (G96) CORE SUPPLY

RXU_K20

05/21/2008

78

LVDS Display Connector

M98_MLB

07/14/2008

79

GDDR3 Frame Buffer A (Top)

M99_MLB

04/04/2008

80

GDDR3 Frame Buffer B (Top)

M98_MLB

11/01/2007

81

Muxed Graphics Support

M98_MLB

05/01/2008

82

DisplayPort Connector

K20_MLB

09/24/2008

83

1.1V / 1V8 FB Power Supply

RXU_K20

05/21/2008

84

Graphics MUX (GMUX)

T18_MXMXMUX

02/13/2008

85

LCD BACKLIGHT DRIVER

KIRAN_K20

12/03/2008

86

LCD Backlight Support

YLEE_K20

07/18/2008

87

Misc Power Supplies

RXU_K20

05/07/2008

88

CPU/FSB Constraints

M98_MLB

04/01/2008

89

Memory Constraints

M98_MLB

04/01/2008

90

MCP Constraints 1

M98_MLB

04/01/2008

Page

Contents

Sync

91

MCP Constraints 2

M98_MLB

04/01/2008

92

Ethernet Constraints

M98_MLB

04/01/2008

93

FireWire Constraints

M98_MLB

04/01/2008

94

SMC Constraints

M98_MLB

04/01/2008

95

GPU (G96) Constraints

M98_MLB

05/01/2008

96

Project Specific Constraints

M98_MLB

04/01/2008

97

PCB Rule Definitions

M98_MLB

04/01/2008

98

PROJECT SPECIFIC CONNS

N/A

N/A

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

31

657084

ENGINEERING RELEASED

DATE

DATE

12/12/08

?

Page

Contents

Sync

46

Current Sensing

YMU_K20

08/12/2008

47

Thermal Sensors

YMU_K20

05/28/2008

48

Fan Connectors

M98_MLB

04/01/2008

49

WELLSPRING 1

YMA_K20

05/19/2008

50

WELLSPRING 2

K20_MLB

09/24/2008

51

Sudden Motion Sensor (SMS)

YMU_K20

06/17/2008

52

SPI ROM

M98_MLB

05/01/2008

53

AUDIO:CODEC

AUDIO_K20

09/29/2008

54

AUDIO: LINE IN

AUDIO_K20

09/29/2008

55

AUDIO: HEADPHONE AMP

AUDIO_K20

09/29/2008

56

AUDIO:SPEAKER AMP

AUDIO_K20

09/29/2008

57

AUDIO: JACKS

AUDIO_K20

09/29/2008

58

AUDIO: JACK TRANSLATORS

AUDIO_K20

09/29/2008

59

DC-In & Battery Connectors

RXU_K20

05/21/2008

60

PBus Supply & Battery Charger

RXU_K20

05/21/2008

61

IMVP6 CPU VCore Regulator

RXU_K20

06/21/2008

62

5V / 3.3V Power Supply

RXU_K20

05/21/2008

63

1.5V DDR3 Supply

RXU_K20

05/21/2008

64

5V_S0 / MCP CORE REGULATOR

RXU_K20

05/21/2008

65

CPU VTT Power Supply

RXU_K20

05/21/2008

66

Misc Power Supplies

RXU_K20

05/21/2008

67

Power Control

YMA_K20

09/09/2008

68

Power FETs

YMA_K20

05/19/2008

69

NV G96 PCI-E

M98_MLB

04/01/2008

70

NV G96 CORE/FB POWER

M98_MLB

04/01/2008

71

NV G96 FRAME BUFFER I/F

K20_MLB

09/24/2008

72

GDDR3 Frame Buffer A (Bottom)

M98_MLB

04/01/2008

73

GDDR3 Frame Buffer B (Bottom)

M98_MLB

04/01/2008

74

NV G96 GPIO/MIO/MISC

K20_MLB

09/24/2008

75

G96 GPIOs & Straps

M98_MLB

05/12/2008

76

NV G96 Video Interfaces

K20_MLB

09/24/2008

77

GPU (G96) CORE SUPPLY

RXU_K20

05/21/2008

78

LVDS Display Connector

M98_MLB

07/14/2008

79

GDDR3 Frame Buffer A (Top)

M99_MLB

04/04/2008

80

GDDR3 Frame Buffer B (Top)

M98_MLB

11/01/2007

81

Muxed Graphics Support

M98_MLB

05/01/2008

82

DisplayPort Connector

K20_MLB

09/24/2008

83

1.1V / 1V8 FB Power Supply

RXU_K20

05/21/2008

84

Graphics MUX (GMUX)

T18_MXMXMUX

02/13/2008

85

LCD BACKLIGHT DRIVER

KIRAN_K20

12/03/2008

86

LCD Backlight Support

YLEE_K20

07/18/2008

87

Misc Power Supplies

RXU_K20

05/07/2008

88

CPU/FSB Constraints

M98_MLB

04/01/2008

89

Memory Constraints

M98_MLB

04/01/2008

90

MCP Constraints 1

M98_MLB

04/01/2008

Page

Contents

Sync

91

MCP Constraints 2

M98_MLB

04/01/2008

92

Ethernet Constraints

M98_MLB

04/01/2008

93

FireWire Constraints

M98_MLB

04/01/2008

94

SMC Constraints

M98_MLB

04/01/2008


95

GPU (G96) Constraints

M98_MLB

05/01/2008

<





8

7

6

5

4

3

2

1

Proto:

See earlier schematics for info about proto changes

Pre-EVT:

See earlier schematics for info about Pre-EVT changes

EVT:

10/29/08

csa. 5 Added BKLT_PLL_NOT BOM option K20_COMMON2 BOM group. This stuffs R9713.

csa. 68 Changed net name on input to U6860 from PP3V3_S0_AUDIO to =PP3V3_S0_AUDIO.

See <rdar://problem/6327731> K20 PreEVT: iPhone headset detection test fail

csa. 97 Changed R9707 to 2.87K per <rdar://problem/6327135> Change R9707 to 2.87K, 1% resistor

10/29/08

csa. 9 Changed SH0924 to 870-1698 tall emi pogo pin.

11/5/08

csa. 4 Updated Revision History.

csa. 8 Tied =PP3V3_FW_FWPHY and =PP3V3_FW_P1V0FW aliases to PP3V3_S0.

csa. 9 Removed R0942 and R0943 which were for selecting from S0 or S3 for =PP3V3_FW_FWPHY.

Removed R0940 and R0941 which were for selecting from S0 or S3 for =PP3V3_FW_P1V0FW.

Tied =PP3V3_S3_GMUX alias to PP3V3_S3.

csa. 75 Changed U7500 from 353S2312 Intersil ISL6236 to 353S2203 TI SN0802043.

Changed TONSEL from GND to PPSV_S0_MCPREG_VCC. This changes output frequencies to 200/300KHz for 5V/MCPCore.

Added C7562 330uF cap on =PPMPCORE_S0_REG.

Changed snubber resistors R7598 and R7599 to 1/6W 0402, APN 114S0548.

csa. 87 Changed pulldown values to 10K on GPIO7_FBVDDQ_ALTVO, R8794.

Changed pulldowns R8792 and R8793 from 1K to 4.7K for power consumption.

csa. 90 Removed R9094. Replaced by R9678 on csa. 96 to tie to GMUX_S3_PD_GND.

csa. 96 Added Q9607 dual FET for disabling GMUX power sequence enable configuration pulldowns during S0.

Moved R9094 to R9678 and tied to GMUX_S3_PD_GND.

csa. 97 Changed R9707 to 2.67K 1%. This gives 22.5mA on LED current.

11/10/08

csa. 68 Changed R6885 from 0 ohms to 2.2K.

Changed C6885 from 470 pF to 0.0082 uF.

csa. 87 Changed R8792 and R8793 from 4.7K to 10K pulldowns on EG_LCD_PWR_EN and EG_BKLT_EN.

csa. 96 Changed R9678 pulldown on LCD_PWR_EN from 10K to 4.7K.

Removed BOM options on FET circuit for GMUX_S3_PD_GND.

Added R9684 NO STUFF 0 ohms to tie ALL_SYS_PWRGD to Q9607.

11/11/08

csa. 8 removed =PP3V3_S3_P1V0FW and =PP3V3_S3_BKL_VDDIO

csa. 41 changed R4160 from 274K to 200K <rdar://6292976>

csa. 68 changed R6885 from 0 ohm to 2.2K for Mic LPF

csa. 75 NO STUFF R7598, C7598, R7599, C7599 (snubbers)

csa. 87 changed R8795 from 1K to 10K pull down

csa. 96 NO STUFF R9677, C9695, STUFF R9684

11/12/08

csa. 5 removed MCP79 B01 from Module Parts table and added B03

csa. 39 added Bom table for J3900 (514-0636)

csa. 46 added Bom table for J4600, J4610 (514-0638)

csa. 94 added Bom table for J9400 (514-0637)

csa. 123 added Bom table for JC320 (514-0638)

11/13/08

csa. 1 change title to DVT

csa. 32 Added alternate table for J3200 (516S0709, Molex DIMM connector)

11/19/08

csa. 5 changed MCP79 B03 to 338S0710; change to binned G96 338S0714;

added PROD_DIGSMS and TPDT_DEBOUNCE to BOM groups

csa. 68 added bom option TPDT_BYPASS to R6865; TPDT_DEBOUNCE to U6860,C6861,R6860,R6862

csa. 97 changed Q9701 to 376S0757 <rdar://6383480>

11/25/08

csa. 5 changed BOM option MCP_B02 to MCP_B03; added BOM option GMUX_1V8

added Mag Layer alternate 155S0457 to Murata 155S0329

csa. 93 added BOM table for 16 LVDS termination resistors to select GMUX_2V5 or GMUX_1V8

added BOM option GMUX_2V5 to 8 parallel resistors so they'll be NO STUFFed for GMUX_1V8

csa. 97 reverted Q9701 to 376S0678 due to parts availability

csa. 99 added BOM table for R9900 to select either 2.5V output or 1.8V output

DVT:

12/02/08

Start of PVT.

csa. 5 removed JTAG_ALLDEV bom option to remove U0600, R0601, C0601, C0602

added 516-0213 (Molex TH SODIMM CONN) as alternate to 516-0201 (Foxconn)

added GMUX_JTAG_CONN bom option to the bom table

csa. 6 added GMUX_JTAG_CONN bom option to J0600

csa. 99 moved OMIT from R9900 to R9901 to select either 150K (GMUX_2V5) or 237K (GMUX_1V8)

12/03/08

csa. 32 removed redundant alternate table for J3200

csa. 97 Per radar 6383480, Change the FET Q9701 from APN: 376S0678 to 376S0757

diode D9701 from APN: 371S0551 to 371S0572

12/09/08

csa. 1 changed title to DVT(1)

csa. 26 NO STUFF C2690, R2690

csa. 32 Refreshed symbol for J3200 for update to BGA SODIMM conn.

csa. 54 changed R5498 to 4.02K for 1.4x gain and R5493 to 2.87K <rdar://6423810>

csa. 89 changed L8920 to 152S0955 (25A Isat); R8900 to 7.15K for 24.6A OCP <rdar://6423810>

12/12/08

csa. 1 changed title to DVT1

csa. 4 removed pre-EVT check in notes from Rev. History

csa. 99 changed text note to reflect 2.5V to 1.8V GMUX rail change

8

7

6

5

4

3

2

1

31

SYNC_MASTER=NA SYNC_DATE=NA

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D DRAWING NUMBER 051-7656 REV. 31

SCALE NONE SHT 4 OF 123

APPLE INC.

8

7

6

5




4


3

2

1

www.vinofix.vn

	8	7	6	5	4	3	2	1																																																																																																																																			
D	BOM Variants																																																																																																																																										
	<table><tr><th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr><tr><td>630-9728</td><td>PCBA,BEST,2.66,512SAM_VRAM,K20</td><td>K20_COMMON,EEE_4CM,CPU_2_66GHZ,FB_512_SAMSUNG</td></tr><tr><td>630-9727</td><td>PCBA,BEST,2.66,512QIM_VRAM,K20</td><td>K20_COMMON,EEE_4CH,CPU_2_66GHZ,FB_512_QIMONDA</td></tr><tr><td>630-9730</td><td>PCBA,BEST,2.93,512SAM_VRAM,K20</td><td>K20_COMMON,EEE_4CQ,CPU_2_93GHZ,FB_512_SAMSUNG</td></tr><tr><td>630-9729</td><td>PCBA,BEST,2.93,512QIM_VRAM,K20</td><td>K20_COMMON,EEE_4CP,CPU_2_93GHZ,FB_512_QIMONDA</td></tr></table>								BOM NUMBER	BOM NAME	BOM OPTIONS	630-9728	PCBA,BEST,2.66,512SAM_VRAM,K20	K20_COMMON,EEE_4CM,CPU_2_66GHZ,FB_512_SAMSUNG	630-9727	PCBA,BEST,2.66,512QIM_VRAM,K20	K20_COMMON,EEE_4CH,CPU_2_66GHZ,FB_512_QIMONDA	630-9730	PCBA,BEST,2.93,512SAM_VRAM,K20	K20_COMMON,EEE_4CQ,CPU_2_93GHZ,FB_512_SAMSUNG	630-9729	PCBA,BEST,2.93,512QIM_VRAM,K20	K20_COMMON,EEE_4CP,CPU_2_93GHZ,FB_512_QIMONDA																																																																																																																				
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																																																																																									
630-9728	PCBA,BEST,2.66,512SAM_VRAM,K20	K20_COMMON,EEE_4CM,CPU_2_66GHZ,FB_512_SAMSUNG																																																																																																																																									
630-9727	PCBA,BEST,2.66,512QIM_VRAM,K20	K20_COMMON,EEE_4CH,CPU_2_66GHZ,FB_512_QIMONDA																																																																																																																																									
630-9730	PCBA,BEST,2.93,512SAM_VRAM,K20	K20_COMMON,EEE_4CQ,CPU_2_93GHZ,FB_512_SAMSUNG																																																																																																																																									
630-9729	PCBA,BEST,2.93,512QIM_VRAM,K20	K20_COMMON,EEE_4CP,CPU_2_93GHZ,FB_512_QIMONDA																																																																																																																																									
C	K20 BOM GROUPS																																																																																																																																										
	<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>K20_COMMON</td><td>ALTERNATE,COMMON,K20_COMMON1,K20_COMMON2,K20_DEBUG,K20_PROGPARTS</td></tr><tr><td>K20_COMMON1</td><td>ONEWIRE_PU,ISL6258,MEMRESET_HW,MEMRESET_MCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,BMON_ENG,MCP_CS1_NO,FW_LVG_NEW,PROD_DIGSMS,TPDT_DEBOUNCE</td></tr><tr><td>K20_COMMON2</td><td>BOOT_MODE_USER,GPUVID_IP00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT,GMUX_IV8</td></tr><tr><td>K20_DEBUG</td><td>SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TPAD_DEBUG,GMUX_JTAG_CONN</td></tr><tr><td>K20_PROGPARTS</td><td>GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG</td></tr></table>								BOM GROUP	BOM OPTIONS	K20_COMMON	ALTERNATE,COMMON,K20_COMMON1,K20_COMMON2,K20_DEBUG,K20_PROGPARTS	K20_COMMON1	ONEWIRE_PU,ISL6258,MEMRESET_HW,MEMRESET_MCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,BMON_ENG,MCP_CS1_NO,FW_LVG_NEW,PROD_DIGSMS,TPDT_DEBOUNCE	K20_COMMON2	BOOT_MODE_USER,GPUVID_IP00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT,GMUX_IV8	K20_DEBUG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TPAD_DEBUG,GMUX_JTAG_CONN	K20_PROGPARTS	GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG																																																																																																																							
BOM GROUP	BOM OPTIONS																																																																																																																																										
K20_COMMON	ALTERNATE,COMMON,K20_COMMON1,K20_COMMON2,K20_DEBUG,K20_PROGPARTS																																																																																																																																										
K20_COMMON1	ONEWIRE_PU,ISL6258,MEMRESET_HW,MEMRESET_MCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,BMON_ENG,MCP_CS1_NO,FW_LVG_NEW,PROD_DIGSMS,TPDT_DEBOUNCE																																																																																																																																										
K20_COMMON2	BOOT_MODE_USER,GPUVID_IP00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT,GMUX_IV8																																																																																																																																										
K20_DEBUG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TPAD_DEBUG,GMUX_JTAG_CONN																																																																																																																																										
K20_PROGPARTS	GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG																																																																																																																																										
B	<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>FB_1024_SAMSUNG</td><td>VRAM8,VRAM_1024_SAMSUNG</td></tr><tr><td>FB_1024_QIMONDA</td><td>VRAM8,VRAM_1024_QIMONDA</td></tr><tr><td>FB_512_SAMSUNG</td><td>VRAM4,VRAM_512_SAMSUNG</td></tr><tr><td>FB_512_QIMONDA</td><td>VRAM4,VRAM_512_QIMONDA</td></tr></table>								BOM GROUP	BOM OPTIONS	FB_1024_SAMSUNG	VRAM8,VRAM_1024_SAMSUNG	FB_1024_QIMONDA	VRAM8,VRAM_1024_QIMONDA	FB_512_SAMSUNG	VRAM4,VRAM_512_SAMSUNG	FB_512_QIMONDA	VRAM4,VRAM_512_QIMONDA																																																																																																																									
	BOM GROUP	BOM OPTIONS																																																																																																																																									
FB_1024_SAMSUNG	VRAM8,VRAM_1024_SAMSUNG																																																																																																																																										
FB_1024_QIMONDA	VRAM8,VRAM_1024_QIMONDA																																																																																																																																										
FB_512_SAMSUNG	VRAM4,VRAM_512_SAMSUNG																																																																																																																																										
FB_512_QIMONDA	VRAM4,VRAM_512_QIMONDA																																																																																																																																										
A	Bar Code Labels / EEE #'s																																																																																																																																										
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:4CH]</td><td>CRITICAL</td><td>EEE_4CH</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:4CM]</td><td>CRITICAL</td><td>EEE_4CM</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:4CP]</td><td>CRITICAL</td><td>EEE_4CP</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:4CQ]</td><td>CRITICAL</td><td>EEE_4CQ</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CH]	CRITICAL	EEE_4CH	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CM]	CRITICAL	EEE_4CM	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CP]	CRITICAL	EEE_4CP	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CQ]	CRITICAL	EEE_4CQ																																																																																																					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																						
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CH]	CRITICAL	EEE_4CH																																																																																																																																						
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CM]	CRITICAL	EEE_4CM																																																																																																																																						
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CP]	CRITICAL	EEE_4CP																																																																																																																																						
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CQ]	CRITICAL	EEE_4CQ																																																																																																																																						
A	Module Parts																																																																																																																																										
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>337S3645</td><td>1</td><td>IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_66GHZ</td></tr><tr><td>337S3644</td><td>1</td><td>IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_86GHZ</td></tr><tr><td>338S0714</td><td>1</td><td>IC,ASDP,GPU,NV G96-Q8,LOWLEAD,BGA969,LF</td><td>U8000</td><td>CRITICAL</td><td></td></tr><tr><td>338S0694</td><td>1</td><td>IC,RTL8251CA-VB-Q8,GIGE TRANSCEIVER,48P LQFP</td><td>U3700</td><td>CRITICAL</td><td></td></tr><tr><td>338S0654</td><td>1</td><td>IC,PWRM3T-R,1394B PWR/CMC1 538W/PCT-R,12</td><td>U4100</td><td>CRITICAL</td><td></td></tr><tr><td>338S0710</td><td>1</td><td>IC,MCP79XT-B3,35X35MM,BGA1437</td><td>U1400</td><td>CRITICAL</td><td>MCP_B03</td></tr><tr><td>338S0563</td><td>1</td><td>IC,SMC,H58/2117,9MMX9MM,TLP</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr><tr><td>341S2355</td><td>1</td><td>IC,SMC,DEVELOPMENT,K20</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG</td></tr><tr><td>335S0610</td><td>1</td><td>IC,FLASH,SPI,32MBIT,3.3V,80MHZ,8-SOP</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr><tr><td>341S2356</td><td>1</td><td>IC,EFI ROM,DEVELOPMENT,K20</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG</td></tr><tr><td>341S2384</td><td>1</td><td>1R,ENCORE II, CV70C83833-LFXC</td><td>U4800</td><td>CRITICAL</td><td></td></tr><tr><td>338S0603</td><td>1</td><td>IC,GMCP,MCP79-A01Q,35x35MM,BGA1437</td><td>U1400</td><td>CRITICAL</td><td>MCP_A01Q</td></tr><tr><td>341S2383</td><td>1</td><td>IC,PSOC +W/USB,56PIN,MLF,M98</td><td>U5701</td><td>CRITICAL</td><td>TPAD_PROG</td></tr><tr><td>337S3643</td><td>1</td><td>IC,POC,QXXX,Q8,2.93,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_93GHZ</td></tr><tr><td>337S3640</td><td>1</td><td>IC,POC,SL38K,PRQ,2.53,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_53GHZ</td></tr><tr><td>337S3641</td><td>1</td><td>IC,POC,SL843,PRQ,2.80,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_80GHZ</td></tr><tr><td>338S0635</td><td>1</td><td>IC,GMCP,MCP79-B02,35x35MM,BGA1437</td><td>U1400</td><td>CRITICAL</td><td>MCP_B02</td></tr><tr><td>333S0481</td><td>4</td><td>IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_512_SAMSUNG</td></tr><tr><td>333S0472</td><td>4</td><td>IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_512_QIMONDA</td></tr><tr><td>333S0481</td><td>8</td><td>IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550,UP100,UP150,UP200,UP250</td><td>CRITICAL</td><td>VRAM_1024_SAMSUNG</td></tr><tr><td>333S0472</td><td>8</td><td>IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550,UP100,UP150,UP200,UP250</td><td>CRITICAL</td><td>VRAM_1024_QIMONDA</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3645	1	IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_66GHZ	337S3644	1	IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_86GHZ	338S0714	1	IC,ASDP,GPU,NV G96-Q8,LOWLEAD,BGA969,LF	U8000	CRITICAL		338S0694	1	IC,RTL8251CA-VB-Q8,GIGE TRANSCEIVER,48P LQFP	U3700	CRITICAL		338S0654	1	IC,PWRM3T-R,1394B PWR/CMC1 538W/PCT-R,12	U4100	CRITICAL		338S0710	1	IC,MCP79XT-B3,35X35MM,BGA1437	U1400	CRITICAL	MCP_B03	338S0563	1	IC,SMC,H58/2117,9MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK	341S2355	1	IC,SMC,DEVELOPMENT,K20	U4900	CRITICAL	SMC_PROG	335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,80MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK	341S2356	1	IC,EFI ROM,DEVELOPMENT,K20	U6100	CRITICAL	BOOTROM_PROG	341S2384	1	1R,ENCORE II, CV70C83833-LFXC	U4800	CRITICAL		338S0603	1	IC,GMCP,MCP79-A01Q,35x35MM,BGA1437	U1400	CRITICAL	MCP_A01Q	341S2383	1	IC,PSOC +W/USB,56PIN,MLF,M98	U5701	CRITICAL	TPAD_PROG	337S3643	1	IC,POC,QXXX,Q8,2.93,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_93GHZ	337S3640	1	IC,POC,SL38K,PRQ,2.53,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_53GHZ	337S3641	1	IC,POC,SL843,PRQ,2.80,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_80GHZ	338S0635	1	IC,GMCP,MCP79-B02,35x35MM,BGA1437	U1400	CRITICAL	MCP_B02	333S0481	4	IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_SAMSUNG	333S0472	4	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_QIMONDA	333S0481	8	IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550,UP100,UP150,UP200,UP250	CRITICAL	VRAM_1024_SAMSUNG	333S0472	8	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550,UP100,UP150,UP200,UP250	CRITICAL
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																						
337S3645	1	IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_66GHZ																																																																																																																																						
337S3644	1	IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_86GHZ																																																																																																																																						
338S0714	1	IC,ASDP,GPU,NV G96-Q8,LOWLEAD,BGA969,LF	U8000	CRITICAL																																																																																																																																							
338S0694	1	IC,RTL8251CA-VB-Q8,GIGE TRANSCEIVER,48P LQFP	U3700	CRITICAL																																																																																																																																							
338S0654	1	IC,PWRM3T-R,1394B PWR/CMC1 538W/PCT-R,12	U4100	CRITICAL																																																																																																																																							
338S0710	1	IC,MCP79XT-B3,35X35MM,BGA1437	U1400	CRITICAL	MCP_B03																																																																																																																																						
338S0563	1	IC,SMC,H58/2117,9MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK																																																																																																																																						
341S2355	1	IC,SMC,DEVELOPMENT,K20	U4900	CRITICAL	SMC_PROG																																																																																																																																						
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,80MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK																																																																																																																																						
341S2356	1	IC,EFI ROM,DEVELOPMENT,K20	U6100	CRITICAL	BOOTROM_PROG																																																																																																																																						
341S2384	1	1R,ENCORE II, CV70C83833-LFXC	U4800	CRITICAL																																																																																																																																							
338S0603	1	IC,GMCP,MCP79-A01Q,35x35MM,BGA1437	U1400	CRITICAL	MCP_A01Q																																																																																																																																						
341S2383	1	IC,PSOC +W/USB,56PIN,MLF,M98	U5701	CRITICAL	TPAD_PROG																																																																																																																																						
337S3643	1	IC,POC,QXXX,Q8,2.93,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_93GHZ																																																																																																																																						
337S3640	1	IC,POC,SL38K,PRQ,2.53,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_53GHZ																																																																																																																																						
337S3641	1	IC,POC,SL843,PRQ,2.80,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_80GHZ																																																																																																																																						
338S0635	1	IC,GMCP,MCP79-B02,35x35MM,BGA1437	U1400	CRITICAL	MCP_B02																																																																																																																																						
333S0481	4	IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_SAMSUNG																																																																																																																																						
333S0472	4	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_QIMONDA																																																																																																																																						
333S0481	8	IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550,UP100,UP150,UP200,UP250	CRITICAL	VRAM_1024_SAMSUNG																																																																																																																																						
333S0472	8	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550,UP100,UP150,UP200,UP250	CRITICAL	VRAM_1024_QIMONDA																																																																																																																																						
A	Alternate Parts																																																																																																																																										
	<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>152S0476</td><td>152S0276</td><td></td><td>ALL</td><td>Inductor alternate</td></tr><tr><td>353S1681</td><td>353S1294</td><td></td><td>ALL</td><td>TI alt to National</td></tr><tr><td>138S0603</td><td>138S0602</td><td></td><td>ALL</td><td>Murata alt to Samsung</td></tr><tr><td>152S0684</td><td>152S0368</td><td></td><td>ALL</td><td>Maglayers alt to Dale/Vishay</td></tr><tr><td>104S0023</td><td>104S0018</td><td></td><td>ALL</td><td>Cyntec alt to sense resistor</td></tr><tr><td>104S0024</td><td>104S0017</td><td></td><td>ALL</td><td>Panasonic alt to FW resistor</td></tr><tr><td>341S2367</td><td>341S2366</td><td></td><td>ALL</td><td>Macromia alt to SST</td></tr><tr><td>152S0876</td><td>152S0782</td><td></td><td>ALL</td><td>Maglayer alt to Delta</td></tr><tr><td>157S0058</td><td>157S0055</td><td></td><td>ALL</td><td>Delta alt to TDK Magnetics</td></tr><tr><td>514-0612</td><td>514-0607</td><td></td><td>ALL</td><td>FUELINE ALT TO FORCORN NCV8</td></tr><tr><td>514-0613</td><td>514-0608</td><td></td><td>ALL</td><td>FUELINE ALT TO FORCORN NCV8</td></tr><tr><td>152S0684</td><td>152S0421</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO VISHAY</td></tr><tr><td>152S0896</td><td>152S0518</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO CYNTEC</td></tr><tr><td>152S0915</td><td>152S0796</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO CYNTEC</td></tr><tr><td>516S0709</td><td>516S0706</td><td></td><td>ALL</td><td>MOLEX ALT TO FORCORN</td></tr><tr><td>155S0457</td><td>155S0329</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO MURATA</td></tr><tr><td>516-0213</td><td>516-0201</td><td></td><td>ALL</td><td>MOLEX ALT TO FORCORN</td></tr></table>								PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	152S0476	152S0276		ALL	Inductor alternate	353S1681	353S1294		ALL	TI alt to National	138S0603	138S0602		ALL	Murata alt to Samsung	152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay	104S0023	104S0018		ALL	Cyntec alt to sense resistor	104S0024	104S0017		ALL	Panasonic alt to FW resistor	341S2367	341S2366		ALL	Macromia alt to SST	152S0876	152S0782		ALL	Maglayer alt to Delta	157S0058	157S0055		ALL	Delta alt to TDK Magnetics	514-0612	514-0607		ALL	FUELINE ALT TO FORCORN NCV8	514-0613	514-0608		ALL	FUELINE ALT TO FORCORN NCV8	152S0684	152S0421		ALL	MAG LAYERS ALT TO VISHAY	152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC	152S0915	152S0796		ALL	MAG LAYERS ALT TO CYNTEC	516S0709	516S0706		ALL	MOLEX ALT TO FORCORN	155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA	516-0213	516-0201		ALL	MOLEX ALT TO FORCORN																																									
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																																							
152S0476	152S0276		ALL	Inductor alternate																																																																																																																																							
353S1681	353S1294		ALL	TI alt to National																																																																																																																																							
138S0603	138S0602		ALL	Murata alt to Samsung																																																																																																																																							
152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay																																																																																																																																							
104S0023	104S0018		ALL	Cyntec alt to sense resistor																																																																																																																																							
104S0024	104S0017		ALL	Panasonic alt to FW resistor																																																																																																																																							
341S2367	341S2366		ALL	Macromia alt to SST																																																																																																																																							
152S0876	152S0782		ALL	Maglayer alt to Delta																																																																																																																																							
157S0058	157S0055		ALL	Delta alt to TDK Magnetics																																																																																																																																							
514-0612	514-0607		ALL	FUELINE ALT TO FORCORN NCV8																																																																																																																																							
514-0613	514-0608		ALL	FUELINE ALT TO FORCORN NCV8																																																																																																																																							
152S0684	152S0421		ALL	MAG LAYERS ALT TO VISHAY																																																																																																																																							
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC																																																																																																																																							
152S0915	152S0796		ALL	MAG LAYERS ALT TO CYNTEC																																																																																																																																							
516S0709	516S0706		ALL	MOLEX ALT TO FORCORN																																																																																																																																							
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA																																																																																																																																							
516-0213	516-0201		ALL	MOLEX ALT TO FORCORN																																																																																																																																							
A	BOM Configuration																																																																																																																																										
	<table><tr><td colspan="4">SYNC_MASTER=K20_MLB</td><td colspan="4">SYNC_DATE=04/01/2008</td></tr><tr><td colspan="8">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="8">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="8">I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="8">I I NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="8">I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table>								SYNC_MASTER=K20_MLB				SYNC_DATE=04/01/2008				NOTICE OF PROPRIETARY PROPERTY								THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING								I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE								I I NOT TO REPRODUCE OR COPY IT								I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																										
SYNC_MASTER=K20_MLB				SYNC_DATE=04/01/2008																																																																																																																																							
NOTICE OF PROPRIETARY PROPERTY																																																																																																																																											
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																																																											
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																																																											
I I NOT TO REPRODUCE OR COPY IT																																																																																																																																											
I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																																																											
A	<table><tr><td rowspan="2"> APPLE INC.</td><td>SIZE D</td><td>DRAWING NUMBER 051-7656</td><td>REV. 31</td></tr><tr><td>SCALE NONE</td><td colspan="2">SHT 5 OF 123</td></tr></table>								 APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31	SCALE NONE	SHT 5 OF 123																																																																																																																													
	 APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31																																																																																																																																							
SCALE NONE		SHT 5 OF 123																																																																																																																																									
	8	7	6	5	4	3	2	1																																																																																																																																			



JTAG Scan Chain

SYNC_MASTER=BEN_K20 SYNC_DATE=07/11/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		6	123








Thermal Module Holes




Frame Holes






Extra FSB Pull-ups

Exist in MRB but not Intel designs. Here for CYA.
If found to be necessary, will move to pagel4.csa



Bosses for Flex Protector Bracket



CPU signals

TP IMVP6 CLKEN L	VR PWRGD CLKEN L	61
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
88 11 CPU VID<0..6>	IMVP6 VID<0..6>	61 88
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
88 10 CPU BSEL<0..2>	MCP BSEL<0..2>	14
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
25 MEM_VTT_EN	DDR_VTT_EN	63 68
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
TP_SPT_CS1 B L USE MLB	SPT_CS1 B L USE MLB	21 43
MAKE_BASE=TRUE	MAKE_BASE=TRUE	

GPU signals

90 69 PEG_D2R_P<0..15>	PEG_D2R_P<0..15>	17
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
90 69 PEG_D2R_N<0..15>	PEG_D2R_N<0..15>	17
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
90 69 PEG_R2D_C_P<0..15>	PEG_R2D_C_P<0..15>	17
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
90 69 PEG_R2D_C_N<0..15>	PEG_R2D_C_N<0..15>	17
MAKE_BASE=TRUE	MAKE_BASE=TRUE	

GMUX ALIASES

67 PM_ALL_GPU_POOD	ALL_EG_POOD	84
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
TP LVDS_MUX_SEL_EG	LVDS_MUX_SEL_EG	84
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
84 EG_RESET_L	GPU_RESET_L	69
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
84 JTAG_GMUX_TDI	GMUX_JTAG_TDI	19
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
84 JTAG_GMUX_TMS	GMUX_JTAG_TMS	19
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
84 JTAG_GMUX_TDO	GMUX_JTAG_TDO	17
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
84 GMUX_INT	DVI_HPD_GMUX_INT	18
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
18 LVDS_IG_BKL_ON	IG_BKL_T_EN	84
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
18 LVDS_IG_PANEL_PWR	IG_LCD_PWR_EN	84
MAKE_BASE=TRUE	MAKE_BASE=TRUE	


AUDIO ALIASES

53 HDA_BITCLK	HDA_BIT_CLK	21 91
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
8 PP5V_S3_AUDIO_PWR	PP5V_S3_AUDIO	53 55
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
8 PP5V_S3_AUDIO_PWR	PP5V_S3_AUDIO_AMP	56
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
8 PP5V_S3_AUDIO_PWR	PP5V_S3_AUDIO_AMP	56
MAKE_BASE=TRUE	MAKE_BASE=TRUE	

ETHERNET ALIASES

21 MCP_SPKR	SMC_MCP_SAFE_MODE	41
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
33 P3V3ENET_EN	PM_SLP_RMG_T L	21
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
33 P3V3ENET_EN	PM_SLP_RMG_T L	21
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
32 P3V3_ENET_PHY_VDDREG	TP_PP3V3_ENET_PHY_VDDREG	
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
32 RTL8211_REGOUT	NC_RTL8211_REGOUT	
MAKE_BASE=TRUE	MAKE_BASE=TRUE	
32 RTL8211_REGOUT	RTL8211_ENSWREG	32
MAKE_BASE=TRUE	MAKE_BASE=TRUE	

MCP79 PCIe PRSNT# Straps




Signal Aliases

SYNC_MASTER=K20_MLB	SYNC_DATE=09/24/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	9	123



Current numbers from Merom for Santa Rosa EMTS, doc #22221.

CPU Power & Ground

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7656

REV.

31

SCALE




NONE

SHT

11

OF

123



CPU Decoupling & VID			
SYNC_MASTER=M98_MLB		SYNC_DATE=04/01/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
D	SIZE	DRAWING NUMBER	REV.
		051-7656	31
PPL INC.	SCALE	SHT	OF
	NONE	12	123

D

D


C


C




B

A

A



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Memory Interface

SYNC_MASTER=T18_MLB

SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		15	123

D

C

B


A

D

C

B

A



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Memory Misc

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		16	123





Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode		
MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.

NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7656

REV. 31

SCALE NONE

SHT 18

OF 123



If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB

SYNC_MASTER=T18_MLB

SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		20	123



BIOS Boot Select		
I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.




BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select		
Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB

SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

D

051-7656


31


NONE

21

OF

123





Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7656		REV. 31
	SCALE NONE	SHT 25	OF 123





Page Notes

Power aliases required by this page:

- ~PP1V5_S0_MEM_A
- ~PP1V5_S3_MEM_A
- ~PP0V75_S0_MEM_VTT_A
- ~PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- ~I2C_S0DIMM_SCL
- ~I2C_S0DIMM_SDA


ROM options provided by this page:

(NONE)

"Factory" (top) slot

DDR3 SO-DIMM Connector A		
SYNC_MASTER=MEM_R30		SYNC_DATA=06/10/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
	SCALE	SHT	OF
	NONE	31	123



EXPRESSCARD/34 FLEX CONNECTOR

ExpressCard Connector

SYNC_MASTER=BEN_K20 SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
	SCALE	SHT	OF
	NONE	35	123



Configuration Settings:

PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA_K20

SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		37	123

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0636	1	CONN, RJ45, HB, 10/100TX	J3900	CRITICAL	

Ethernet Connector

SYNC_MASTER=SUMA_K20 SYNC_DATE=07/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	39	123



FireWire LLC/PHY (FW643)

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
	SCALE	SHT	OF
	NONE	41	123



Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWRSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch




Late-VG Event Detection




FireWire Port Power	
SYNC_MASTER=YWU_K20	SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		42	123


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




ODD Power Control



SATA ODD Port



SATA HDD Port



SATA Connectors	
SYNC_MASTER=M98_MLB	SYNC_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		45	123

D

C

B

A

D


C

B

A

Port Power Switch

Left USB Port A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	2	CONN, RCPT, USB, HB, 4P	J4600, J4610	CRITICAL	

External USB Connectors

SYNC_MASTER=M98_MLB

SYNC_DATE=07/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7656

REV.

31

SCALE

NONE


SHT


46

OF

123







LPC+SPI Connector

Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP

MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX

MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

SPI MUX BYPASS

LPC+SPI Debug Connector


SYNC_MASTER=CHANG_K20 SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	51	123



K20 SMBUS CONNECTIONS

SYNC_MASTER=BEN_K20 SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7656		31
SCALE		SHT	OF	123
NONE		52		



Current & Voltage Sensing		
SYNC_MASTER=VWU_K20		SYNC_DATE=08/20/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		53	123





CPU Proximity/CPU Die/Right Fin Stack


Battery Charger Proximity

MCP Proximity/MCP Die/Right Heat Pipe


GPU Proximity/GPU Die/Left Heat Pipe


Thermal Sensors		
SYNC_MASTER=YWU_K20		SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		55	123



Fan Connectors			
SYNC_MASTER=M98_MLB		SYNC_DATE=04/01/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		56	123







Sudden Motion Sensor (SMS)

SYNC_MASTER=YWU_K20 SYNC_DATE=06/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		59	123



SPI ROM

SYNC_MASTER=M98_MLBSYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


DRAWING NUMBER
051-7656


REV.
31

SCALE
NONE

SHT
61

OF
123





AUDIO: LINE IN

SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	63	123



AUDIO: HEADPHONE AMP		
SYNC_MASTER=AUDIO_K20		SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		65	123



AUDIO:SPEAKER AMP		
SYNC_MASTER=AUDIO_K20		SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		66	123

AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR
APN: 518S0520

SPEAKER CONNECTORS
APN: 518S0521

APN: 518S0672

AUDIO JACK 2 LINE IN JACK, SPDIF RX

AUDIO: JACKS

SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7656

REV. 31

SCALE NONE SHT 67 OF 123

RETURN FOR HF NOISE



CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	MIXER(OUTPUT)	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X0C (12)	0X0C (2)	0X0C (12)	0X14 (20,D)	GPIO_0	0X14 (20,D)
SPEAKERS L1/R1	0X0F (15)	0X05 (5)	0X0F (15)	0X1A (26,C)	VREF_B (100%)	N/A
SPEAKERS L2/R2	0X0D (13)	0X03 (3)	0X0D (13)	0X18 (24,B)	VREF_B (100%)	N/A
SPEAKER LFE	0X0E (14)	0X04 (4)	0X0E (14)	0X17 (23,H)	VREF_B (100%)	N/A
SPDIF OUT	N/A	0X06 (6)	N/A	0X1E (SPDIF OUT)	N/A	0X16 (22,G)

CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER(INPUT)	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X15 (21,A)	VREF_A (50%)	0X15 (21,A)
SPDIF IN	N/A	0X0A (10)	0X1F (SPDIF IN)	N/A	N/A
MIC	0X24 (36)	0X07 (7)	0X19 (25,F)	VREF_F (100%)	N/A
HEADSET MIC	0X24 (36)	0X07 (7)	0X1B (27,E)	MIKEY	MIKEY

AUDIO: JACK TRANSLATORS

SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	D	DRAWING NUMBER	051-7656	REV.	31
	SCALE	NONE	SHT	68	OF	123

[illegible][illegible][illegible]

The schematic diagram illustrates the MagSafe DC Power Jack circuit, divided into three main functional blocks:

- 1-Wire OverVoltage Protection:** This section uses a voltage divider (R6913, R6914) to sense the DCIN voltage. It includes a comparator (U6915) and a MOSFET (Q6915) to protect the system from overvoltage. The circuit also includes a 1-wire interface (Q6910, Q6920) for communication with the system.
- 3.425V "G3Hot" Supply:** This section is a boost converter that takes input from the DCIN and provides a regulated 3.425V output. It uses an LTC3470A boost converter (U6990) and includes feedback resistors (R6995, R6996) to maintain the output voltage. The output is used to power the SMC BC ACOK RC and SMC BC ACOK components.
- Battery Connector:** This section shows the connection to the battery (BAT30CWFILM) and the battery management system (BMS). It includes a battery charger (J6950) and a battery monitor (J6951) to manage the battery's charging and discharging.

The diagram also includes a BIL Connector section and a notice of proprietary property.

The schematic diagram illustrates the MagSafe DC Power Jack circuit, divided into several functional blocks:


- 1-Wire OverVoltage Protection:** This section includes a voltage divider (R6913, R6914) and a comparator (U6915) to monitor the DCIN voltage. It also features a MOSFET (Q6915) for overvoltage protection and a diode (D6900) for reverse polarity protection. The circuit is designed to restrict the system load to a 10K-70K window until the adapter detects the system and enables 16.5V output.
- 3.425V "G3Hot" Supply:** This block uses a boost converter (U6990) to step up the input voltage to 3.425V. It includes a feedback network (R6995, R6996) and a compensation network (C6994, C6995) to ensure stable regulation. The output is limited to 200mA.
- Battery Connector:** This section shows the connection to the battery (BAT30CWFILM) and the battery management system (BMS) via the BIL connector. It includes a diode (D6905) and a MOSFET (Q6920) for battery protection.
- BIL Connector:** This block shows the connection to the battery management system (BMS) via the BIL connector. It includes a diode (D6905) and a MOSFET (Q6920) for battery protection.

The diagram also includes a "NOTICE OF PROPRIETARY PROPERTY" section and a title block with the Apple logo and "APPLE INC." text.

The schematic diagram illustrates the MagSafe DC Power Jack circuit, divided into several functional blocks:

- 1-Wire OverVoltage Protection:** This section includes a voltage divider (R6913, R6914) and a comparator (U6915) to monitor the DCIN voltage. It also features a MOSFET (Q6915) to restrict the system load to a 10K-70K window until the adapter detects the system and enables 16.5V output.
- 3.425V "G3Hot" Supply:** This section uses a boost converter (U6990) to generate a 3.425V supply from the DCIN. It includes a feedback network (R6995, R6996) and a compensation network (C6994, C6995, C6996).
- Battery Connector:** This section shows the connection to the battery (BAT30CWFILM) and the battery management system (BMS) via the BIL connector (J6950).
- BIL Connector:** This section shows the connection to the battery management system (BMS) via the BIL connector (J6950).


The diagram also includes a "NOTICE OF PROPRIETARY PROPERTY" section and a title block with the Apple logo and "APPLE INC." text.



The schematic diagram illustrates the MagSafe DC Power Jack circuit, divided into several functional blocks:

- 1-Wire OverVoltage Protection:** This section includes a voltage divider (R6913, R6914) and a comparator (U6915) to monitor the DCIN voltage. It also features a MOSFET (Q6915) to restrict the system load to a 10K-70K window until the adapter detects the system and enables 16.5V output.
- 3.425V "G3Hot" Supply:** This section uses a boost converter (U6990) to generate a 3.425V supply from the DCIN. It includes a feedback network (R6995, R6996) and a compensation network (C6994, C6995, C6996).
- Battery Connector:** This section shows the connection to the battery (BAT30CWFILM) and the battery management system (BMS) via the BIL connector (J6950).
- BIL Connector:** This section shows the connection to the battery management system (BMS) via the BIL connector (J6950).

The diagram also includes a "NOTICE OF PROPRIETARY PROPERTY" section and a title block with the Apple logo and "APPLE INC." text.




The diagram illustrates the MagSafe DC Power Jack circuit, divided into four main functional blocks:

- 1-Wire OverVoltage Protection:** This section manages the 1-Wire communication and overvoltage protection. It features a voltage divider (R6913, R6914) to sense the DCIN voltage. A comparator (U6915) compares the sensed voltage with a threshold (Vth). If the sensed voltage is greater than Vth, the FET (Q6915) is turned off. The circuit also includes a 1-Wire driver (Q6920) and a 1-Wire receiver (Q6910). A note states: "Q6910 restricts system load to 10K-70K window until adapter detects system and enables 16.5V output."
- 3.425V "G3Hot" Supply:** This section provides a 3.425V supply for the G3Hot system. It uses a boost converter (U6990) to step up the input voltage. The output voltage is regulated by a feedback network (R6995, R6996). A note states: "Supply needs to guarantee 3.31V delivered to SMC Vref generator".
- Battery Connector:** This section connects the battery to the system. It includes a battery connector (J6950) and a battery charger (D6950). The circuit also includes a battery status indicator (D6950) and a battery status indicator (D6950).
- BIL Connector:** This section connects the battery to the system. It includes a battery connector (J6995) and a battery status indicator (D6950).

The diagram also includes a table of components and their values:

Component	Value
R6905	10K
R6913	100K
R6914	100K
R6915	270K
R6916	270K
R6917	270K
R6918	270K
R6919	270K
R6920	24.3K
R6995	348K
R6996	200K




The diagram illustrates the MagSafe DC Power Jack circuit, divided into four main functional blocks:

- 1-Wire OverVoltage Protection:** This section manages the 1-Wire communication and overvoltage protection. It features a voltage divider (R6913, R6914) to sense the DCIN voltage. A comparator (U6915) compares the sensed voltage with a threshold (Vth). If the sensed voltage is greater than Vth, the FET (Q6915) is turned off. The circuit also includes a 1-Wire driver (Q6920) and a 1-Wire receiver (Q6910). A note states: "Q6910 restricts system load to 10K-70K window until adapter detects system and enables 16.5V output."
- 3.425V "G3Hot" Supply:** This section provides a 3.425V supply for the G3Hot system. It uses a boost converter (U6990) to step up the input voltage. The output voltage is regulated by a feedback network (R6995, R6996). A note states: "Supply needs to guarantee 3.31V delivered to SMC Vref generator".
- Battery Connector:** This section connects the battery to the system. It includes a battery connector (J6950) and a battery charger (D6950). The circuit also includes a battery status indicator (D6950) and a battery status indicator (D6950).
- BIL Connector:** This section connects the battery to the system. It includes a battery connector (J6995) and a battery status indicator (D6950).

The diagram also includes a table of components and their values:


Component	Value
R6905	10K
R6913	100K
R6914	100K
R6915	270K
R6916	270K
R6917	270K
R6918	270K
R6919	270K
R6920	24.3K
R6995	348K
R6996	200K



The schematic diagram illustrates the MagSafe DC Power Jack circuit, organized into four main functional blocks:

- 1-Wire OverVoltage Protection:** This section includes a voltage divider (R6913, R6914) and a comparator (U6915) to monitor the DCIN voltage. It also features a MOSFET (Q6915) for overvoltage protection and a diode (D6900) for reverse polarity protection. The circuit is designed to restrict the system load to a 10K-70K window until the adapter detects the system and enables 16.5V output.
- 3.425V "G3Hot" Supply:** This block shows a boost converter (U6990) that takes input from the PP18V5 DCIN and provides a regulated 3.425V output. It includes a feedback network (R6995, R6996) and a compensation network (C6994, C6995) to ensure stable operation. The output is connected to the PP18V5 DCIN and the PP18V5 DCIN DIV.
- Battery Connector:** This section shows the connection of the battery to the system. It includes a diode (D6950) for reverse polarity protection and a MOSFET (Q6950) for battery management. The circuit is designed to ensure the battery is properly charged and protected.
- BIL Connector:** This block shows the connection of the battery to the system. It includes a diode (D6950) for reverse polarity protection and a MOSFET (Q6950) for battery management. The circuit is designed to ensure the battery is properly charged and protected.

The diagram also includes a "NOTICE OF PROPRIETARY PROPERTY" section and a title block with the Apple logo and "APPLE INC." text.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1938	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A

2S Battery Default
3S Battery Default

- M99 differences from last sync on 12/02/07 to T18 MLB:
1. L7030 changed from T18 MLB inductor to 152S0542.
 2. Added Q7056, C7058, R7055, R7056..
 3. U7000 Thermal Pad is now connected to GND, not through XW.
 4. Q7060 and Q7065 changed to 376S0667.
 5. Q7055 and Q7056 changed to 376S0666.

PBus Supply & Battery Charger

SYNC_MASTER=RXU_K20

SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		70	123



DPRSLEVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	71	123



5V / 3.3V Power Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		72	123



1.5V DDR3 Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		73	123





CPU VTT Power Supply

SYNC_MASTER=RXU_K20

SYNC_DATE=05/21/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		76	123



1.8V S0 Switcher / 1.0VFW SWITCHER

FW BOOST POWER

MCP79 PLL VLDO

1.8V S0 Switcher


EXPRESSCARD 1.5V_S0 SUPPLY


MCP 1.05V AUXC Supply

Misc Power Supplies		
SYNC_MASTER=RXU_K20		
SYNC_DATE=05/21/2008		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		77	123







Page Notes

Power aliases required by this page:

- =PPIV2_GPU_PEX_PLLXVDD
- =PPIV2_GPU_PEX_IOVDDQ
- =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

NV G96 PCI-E

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		80	123

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PPVCORE_GPU
- =PPIV8_GPU_FBVDDQ

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

(NONE)

=PPVCORE_GPU



???A @ ???MHz Core/Mem Clk for VDD



=PPIV8_GPU_FBVDDQ

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF

???A @ ???MHz 1.8V GDDR3

U8000
NB9P-GS
BGA
SYMBOL 9 OF 9L11
L12
L13
L14
L15
L16
L17
L18
L19
L20
L21
L22
L23
L24
L25
M12
M14
M16
M18
M20
M22
M24
P11
P13
P15
P17
P19
P21
P23
P25
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
T12
T14
T16
T18
T20
T22
T24
V11
V13
V15
V17

VDD

VDD

U8000
NB9P-GS
BGA
SYMBOL 7 OF 9J17
J27
AB29
AC27
AD27
AE27
AF28
G8
G9
G17
G18
G22
H29
J14
J15
J16

FBVDDQ

FBVDDQ

U8000
NB9P-GS
BGA
SYMBOL 8 OF 9B3
B6
B9
B12
B15
B21
B24
B27
B30
B33
C2
C34
E6
E9
E12
E15
E18
E24
E27
E30
F2
F5
F31
F34
J2
J5
J31
J34
L9
M2
M5
M11
M13
M15
M17
M19
M21
M25
M31
M34
M11
M12
M13
M14
M15
M16
M17
M19
M21
M25
M31
M34
N11
N12
N13
N14
N15
N16
N17
N18
N19
N20
N21
N22
N23
N24
N25
P12
P14
P16
P18
P20
P22
P24
R2
R5
R31
R34
T11
T13
T15
T17
T19
T21
T23
T25
U11
U12
U13
U14
U15
U16
U17
U18
U19
U20
U21
U22
U23
U24
U25
V2
V5
V9
V12
V14
V16

GND

GND

V18
V20
V22
V24
V31
Y11
Y19
Y17
Y19
Y21
Y23
Y25
AA2
AA5
AA11
AA12
AA13
AA14
AA15
AA16
AA17
AA18
AA19
AA20
AA21
AA22
AA23
AA24
AA25
AA34
AB17
AB19
AB21
AB25
AB29
AC11
AC12
AC13
AC14
AC15
AC16
AC17
AC18
AC19
AC20
AC21
AC22
AC23
AC24
AC25
AD12
AD14
AD16
AD18
AD22
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31
AD32
AD33
AD34
AE2
AE5
AE6
AE7
AE8
AE9
AE10
AE11
AE12
AE13
AE14
AE15
AE16
AE17
AE18
AE19
AE20
AE21
AE22
AE23
AE24
AE25
AG2
AG5
AG6
AG7
AG8
AG9
AG10
AG11
AG12
AG13
AG14
AG15
AG16
AG17
AG18
AG19
AG20
AG21
AG22
AG23
AG24
AG25
AG26
AG27
AG28
AG29
AG30
AG31
AG32
AG33
AG34
AG35
AG36
AG37
AG38
AG39
AG40
AG41
AG42
AG43
AG44
AG45
AG46
AG47
AG48
AG49
AG50
AG51
AG52
AG53
AG54
AG55
AG56
AG57
AG58
AG59
AG60
AG61
AG62
AG63
AG64
AG65
AG66
AG67
AG68
AG69
AG70
AG71
AG72
AG73
AG74
AG75
AG76
AG77
AG78
AG79
AG80
AG81
AG82
AG83
AG84
AG85
AG86
AG87
AG88
AG89
AG90
AG91
AG92
AG93
AG94
AG95
AG96
AG97
AG98
AG99
AG100

NV G96 CORE/FB POWER

SYNC_MASTER=M98_MLS

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
DDRAWING NUMBER
051-7656REV.
31SCALE
NONESHT
81OF
123



NV G96 FRAME BUFFER I/F

SYNC_MASTER=K20_MLS SYNC_DATE=09/24/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7656		31
	SCALE	SHT	OF	
	NONE	82	123	





Page Notes

Power aliases required by this page:

- =FP1V8_S0_FB_VDD
- =FP1V8_S0_FB_VREFA

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM4

GDDR3 Frame Buffer A (Bottom)

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Page Notes

Power aliases required by this page:

- PP1V8_S0_FB_VDD
- PP1V8_S0_FB_VREF_B

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM4

GDDR3 Frame Buffer B (Bottom)

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SIT	OF
NONE	85	123



Page Notes

Power aliases required by this page:

- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_M_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

NV G96 GPIO/MIO/MISC

SYNC_MASTER=K20_MLS

SYNC_DATE=09/24/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		86	123

8 7 6 5 4 3 2 1

Native Func

GPIOs

GPIOs

Native Func

GPIOs

Renamed signals

Unused signals

Config Straps

Physical Strapping Pin

Strapping Bit 3

Strapping Bit 2

Strapping Bit 1

Strapping Bit 0

GPU 27MHz Crystal

Unused Clocks

Isolation FETs for DP MUX inputs

G96 GPIOs & Straps

NOTICE OF PROPRIETARY PROPERTY

APPLE INC.

DRAWING NUMBER


REV.

SCALE

SHT

OF

123



Other VID states may not be valid

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1,GPUVID1_1,GPUVID0_1
GPUVID_1P00V	GPUVID2_0,GPUVID1_1,GPUVID0_1

```

GPU (G96) CORE SUPPLY
SYNC_MASTER=RXU_R20                               SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```



SIZE D	DRAWING NUMBER 051-7656	REV. 31
SCALE NONE	SHT 89	OF 123





Page Notes

Power aliases required by this page:

- PP1V8_S0_FB_VDD
- PP1V8_S0_FB_VDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM8

GDDR3 Frame Buffer A (Top)

SYNC_MASTER=M99_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7656		REV. 31
	SCALE NONE	SHT 91	OF 123



8

7

6

5

4

3

2

1

LVDS Transmitter Termination


All emulated LVDS outputs require this termination

PLACEMENT NOTE=Place at U9600 (All 24 resistors)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480517	16	RES,MTL, F11M, 270 OHM, 1%, 1/16W, 4002, SMD, L			GMUX_2V5
11480174	16	RES,MTL, F11M, 1/16W, 35T OHM, 1%, 0402, SMD, LP			GMUX_1V8

DisplayPort Mux



LVDS DDC MUX



Muxed Graphics Support

SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D

DRAWING NUMBER

051-7656

REV.


31

SCALE

SHT

OF

123



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0637	1	CONN, RCP, MDP, HB, 20P, P=0.6	J9400	CRITICAL	

DisplayPort Connector

SYNC_MASTER=K20_MLB

SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


DRAWING NUMBER
051-7656

REV.
31

SCALE
NONE

SHT
94

OF
123



GMUX CPLD

LVDS Receiver Termination

PLACEMENT_NOTE=Place at U9600 (All 14 resistors)

Required Pullups

Required Pulldowns


PM_SLP_S3_L Isolation

Graphics MUX (GMUX)

SYNC_MASTER=T18_MXMGMUX SYNC_DATE=02/13/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	96	123

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
3360027	1	IC, XP2-8, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_SK_BLANK
34182354	1	IC, CPLD, LATTICE, 132CSBGA, K20	U9600	CRITICAL	GMUX_PROD



D

C

B


A

D

C

B

A



LCD Backlight Support

SYNC_MASTER=VLEE_K20

SYNC_DATE=07/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7656

REV.

31

SCALE


NONE

SHT

98

OF

123



D

C


10

B

A

SR DG recommends at least 25 mils, >50 mils preferred

D

CA

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.

All DQS pairs should be matched within 100 ps of clocks.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.

A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

A/BA/cmd signals should be matched within 5 ps of CLK pairs.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 27
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 27
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 27
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	15 27
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15 27
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 27
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 27
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 27
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 27
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 27
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 27
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 27
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 27
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 27
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 27
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 27
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 27
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 27
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 27
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 27
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 27
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 27
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 27
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 27
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 27
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 27
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 27
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 28
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 28
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	15 28
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16

8

7

6

5

4

3

2

1

Memory Constraints

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 051-7656

REV. 31

SCALE NONE

SHT 101

OF 123

8

7

6

5

4

3

2

1

www.vinafix.vn

8		7		6		5		4		3		2		1	
PCI-Express															
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
PCIE_90D		*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF							
CLK_PCIE_100D		*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT						
PCIE		*	=3X_DIELECTRIC	?	PCIE		TOP,BOTTOM	=4X_DIELECTRIC	?						
CLK_PCIE		*	20 MIL	?											
MCP_PEX_COMP		*	8 MIL	?											
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4															
Analog Video Signal Constraints															
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
CRT_50S		*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET						
CRT		*	=4:1_SPACING	?	CRT		CRT	*	CRT_2CRT						
CRT_2CRT		*	=STANDARD	?											
CRT_2CLK		*	50 MIL	?											
CRT_2SWITCHER		*	250 MIL	?											
CRT_SYNC		*	16 MIL	?											
MCP_DAC_COMP		*	=2:1_SPACING	?											
CRT signal single-ended impedance varies by location: - 37.5-ohm from MCP to first termination resistor. - 50-ohm from first to second termination resistor. - 75-ohm from output of three-pole filter to connector (if possible). R/G/B signals should be matched as close as possible and < 10 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.															
Digital Video Signal Constraints															
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
DP_100D		*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF							
LVDS_100D		*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF							
MCP_DV_COMP		*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT						
DISPLAYPORT		*	=3X_DIELECTRIC	?	DISPLAYPORT		TOP,BOTTOM	=4X_DIELECTRIC	?						
LVDS		*	=3X_DIELECTRIC	?	LVDS		TOP,BOTTOM	=4X_DIELECTRIC	?						
LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.															
SATA Interface Constraints															
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
SATA_100D		*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT						
SATA		*	=4X_DIELECTRIC	?	SATA		TOP,BOTTOM	=3X_DIELECTRIC	?						
SATA_TERM		*	8 MIL	?											
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.															
MCP Constraints 1															
SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
SIZE D DRAWING NUMBER 051-7656 REV. 31															
SCALE NONE SHT 102 OF 123															
APPLE INC.															

8

7

6

5

4

3

2

1

A

B

C

D

8

7

6

5

4

3

2

1

www.vinafix.vn

SIZE

D

DRAWING NUMBER

051-7656

REV.

31

SCALE

NONE

SHT

103

OF

123

APPLE INC.

MCP Constraints 2

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RB1AS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>1319
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>
PCI_AD24	PCI_55S	PCI	PCI_AD<24>
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>
PCI_AD	PCI_55S	PCI	PCI_PAR
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>
PCI_CNTRL	PCI_55S	PCI	PCI_IRDY_L
PCI_CNTRL	PCI_55S	PCI	PCI_DEVSEL_L
PCI_CNTRL	PCI_55S	PCI	PCI_PERR_L
PCI_CNTRL	PCI_55S	PCI	PCI_SERR_L
PCI_CNTRL	PCI_55S	PCI	PCI_STOP_L
PCI_CNTRL	PCI_55S	PCI	PCI_TRDY_L
PCI_CNTRL	PCI_55S	PCI	PCI_FRAME_L
PCI_BEQ0_L	PCI_55S	PCI	PCI_BEQ0_L19
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L
PCI_BEQ1_L	PCI_55S	PCI	PCI_BEQ1_L19
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L
PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L
PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L
PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP_R19
	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP19
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>719414384
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L719414384
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L192584
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R1925
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC2541
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS72543
USB_EXT_A	USB_90D	USB	USB_EXT_A_P2039
	USB_90D	USB	USB_EXT_A_N2039
	USB_90D	USB	USB_EXT_A_MUXED_P
	USB_90D	USB	USB_EXT_A_MUXED_N
USB_MINI	USB_90D	USB	USB_MINI_P920
	USB_90D	USB	USB_MINI_N920
USB_EXTD	USB_90D	USB	USB_EXTD_P920
	USB_90D	USB	USB_EXTD_N920
USB_CAMERA	USB_90D	USB	USB_CAMERA_P2030
	USB_90D	USB	USB_CAMERA_N2030
USB_BT	USB_90D	USB	USB_BT_P2030
	USB_90D	USB	USB_BT_N2030
USB_TPAD	USB_90D	USB	USB_TPAD_P2049
	USB_90D	USB	USB_TPAD_N2049
USB_IR	USB_90D	USB	USB_IR_P2040
	USB_90D	USB	USB_IR_N2040
USB_EXTB	USB_90D	USB	USB_EXTB_P2039
	USB_90D	USB	USB_EXTB_N2039
USB_EXCARD	USB_90D	USB	USB_EXCARD_P2031
	USB_90D	USB	USB_EXCARD_N2031
USB_EXTC	USB_90D	USB	USB_EXTC_P209698
	USB_90D	USB	USB_EXTC_N209698
MCP_USB_RB1AS	MCP_USB_RB1AS		MCP_USB_RB1AS_GND20
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK7132144
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA7132144
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK2144
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA2144
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK921
	HDA_55S	HDA	HDA_BIT_CLK_R21
HDA_SYNC	HDA_55S	HDA	HDA_SYNC2153
	HDA_55S	HDA	HDA_SYNC_R21
HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L21
	HDA_55S	HDA	HDA_RST_L2153
HDA_SDINO	HDA_55S	HDA	HDA_SDINO2153
	HDA_55S	HDA	HDA_SDIN_CODEC
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT2153
	HDA_55S	HDA	HDA_SDOUT_R21
MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP21
MCP_SIO_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K SUSCLK_R2125
	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K SUSCLK2541
SPI_CLK	SPI_55S	SPI	SPI_CLK_R2143
	SPI_55S	SPI	SPI_CLK82
SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R2143
	SPI_55S	SPI	SPI_MOSI52
SPI_MISO	SPI_55S	SPI	SPI_MISO_R2143
	SPI_55S	SPI	SPI_MISO52
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L2143
	SPI_55S	SPI	SPI_CS0_L

Preliminary

www.vinafix.vn

DC

B

A

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP, BOTTOM	= 4x_DIELECTRIC	?
LVDS	TOP, BOTTOM	= 4x_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
E145	LVDS_A_CLK_P	LVDS_100D	LVDS	LVDS_A_CLK_P 81 84
E146	LVDS_A_CLK_N	LVDS_100D	LVDS	LVDS_A_CLK_N 81 84
E150	LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA P<2..0> 7 81 84
E151	LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA N<2..0> 7 81
E152	LVDS_B_CLK_P	LVDS_100D	LVDS	LVDS_B_CLK_P 7 81 84
E153	LVDS_B_CLK_N	LVDS_100D	LVDS	LVDS_B_CLK_N 81 84
E220	LVDS_B_DATA	LVDS_100D	LVDS	LVDS_B_DATA P<2..0> 7 81 84
E221	LVDS_B_DATA	LVDS_100D	LVDS	LVDS_B_DATA N<2..0> 7 81 84
E242	LVDS_CONN_A_CLK_P_P	LVDS_100D	LVDS	LVDS_CONN_A_CLK_P_P 7 78
E243	LVDS_CONN_A_CLK_P_N	LVDS_100D	LVDS	LVDS_CONN_A_CLK_P_N 7 78
E244	LVDS_CONN_B_CLK_P_P	LVDS_100D	LVDS	LVDS_CONN_B_CLK_P_P 7 78
E245	LVDS_CONN_B_CLK_P_N	LVDS_100D	LVDS	LVDS_CONN_B_CLK_P_N 7 78
E157	LVDS_CONN_A_CLK_P	LVDS_100D	LVDS	LVDS_CONN_A_CLK_P 78 81
E158	LVDS_CONN_A_CLK_N	LVDS_100D	LVDS	LVDS_CONN_A_CLK_N 78 81
E247	LVDS_CONN_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_CONN_A_DATA_P<2..0> 7 78 81
E248	LVDS_CONN_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_CONN_A_DATA_N<2..0> 7 78 81
E249	LVDS_CONN_B_CLK_P	LVDS_100D	LVDS	LVDS_CONN_B_CLK_P 78 81
E159	LVDS_CONN_B_CLK_N	LVDS_100D	LVDS	LVDS_CONN_B_CLK_N 78 81
E250	LVDS_CONN_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_CONN_B_DATA_P<2..0> 7 78 81
E251	LVDS_CONN_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_CONN_B_DATA_N<2..0> 7 78 81
E160	DP_ML	DP_100D	DISPLAYPORT	DP_ML_C P<3..0> 82
E161	DP_ML	DP_100D	DISPLAYPORT	DP_ML_C N<3..0> 82
E162	DP_ML	DP_100D	DISPLAYPORT	DP_ML_P<3..0> 81 82
E163	DP_ML	DP_100D	DISPLAYPORT	DP_ML_N<3..0> 81 82
E222	DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN P<3..0> 82
E223	DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN N<3..0> 82
E224	DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P 81 82
E164	DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N 81 82

www.vinafix.vn

```


                                GPU (G96) Constraints
SYNC_MASTER=M98_MLB                                SYNC_DATE=05/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING:

I 1 TO MAINTAIN THE DOCUMENT IN CONFIDENCE
I 1 NOT TO REPRODUCE OR COPY IT
I 11 NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```



	SIZ
--	-----

DRAWING NUMBER

EV.

SCALE

102

OF 122

[illegible]

8

7

6

5

4

3

2

1

M99 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYFF_BGA			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	>50_OHM_SE	>50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	>DEFAULT	>DEFAULT	10 MM	>DEFAULT	>DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	>STANDARD	>STANDARD	>STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	>STANDARD	>STANDARD	>STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.3 MM	?
STANDARD	*	>DEFAULT	?
BGA_P1MM	*	>DEFAULT	?
BGA_P2MM	*	>DEFAULT	?
BGA_P3MM	*	>DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P3MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DQTB	FSB_DQTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	>STANDARD	>STANDARD	>STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2704_OHM_SE	*	Y	0.250 MM	0.250 MM	>STANDARD	>STANDARD	>STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	>STANDARD	>STANDARD	>STANDARD	>STANDARD	>STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	>STANDARD	>STANDARD	>STANDARD	>STANDARD	>STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	>STANDARD	>STANDARD	>STANDARD	>STANDARD	>STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	>STANDARD	>STANDARD	>STANDARD	>STANDARD	>STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	>STANDARD	>STANDARD	>STANDARD	>STANDARD	>STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
--	--	--	--	--	--	--	--

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

PCB Rule Definitions			
SYNC_MASTER=M98_MLB		SYNC_DATE=04/01/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	109		123

8

7

6

5


4

3

2

1

www.vinofix.vn



Preliminary

PROJECT SPECIFIC CONNS

SYNC_MASTER=N/A

SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 123	OF 123